Introduction to Performance Optimization and Tuning Tools

Steve Lantz, Cornell University

CoDaS-HEP Summer School, August 2, 2022



with thanks to Bei Wang, NVIDIA

Goals

- Give an overview of what is meant by performance optimization and tuning
- Provide basic guidance on how to understand the performance of a code using tools
- Provide a starting point for performance optimizations




Performance Tuning: What Is It? Why Do It?

- What is performance tuning?
 - The process of improving the efficiency of an application to make better use of a given hardware resource
 - A cycle of identifying bottlenecks, eliminating these where possible, and rechecking efficiency – usually continued until performance objectives are satisfied
 - Writing code informed by one's understanding of the performance features of the given hardware (see previous presentations on "What Every Computational Physicist Should Know About Computer Architecture" and "Vector Parallelism on Multi-Core Processors")
- Why does performance matter?
 - Energy efficiency is becoming increasingly important
 - Today's applications only use a fraction of the machine
 - Due to complex architectures, mapping applications onto architectures is hard



The Performance Tuning Cycle





What Do I Measure?

- Choose metrics which quantify the performance of your code
 - Time spent at different levels: whole program, functions, lines of code
 - Hardware counters can help you figure out the reasons for slow spots
- What are some easy ways to make time measurements?
 - Wrap your executable command in the Linux "time" command
 - Get an idea of overall run time: time ./my_exe (or /bin/time ./my_exe)
 - No way to zero in on performance bottlenecks
 - Insert calls to timers around critical loops/functions
 - gettimeofday(), MPI_Wtime(), omp_get_wtime()
 - Available in common libraries (system, MPI, OpenMP respectively)
 - Good for checking known hotspots in a small code base
 - Hard to maintain, require significant a priori knowledge of the code



Advantages of Performance Tools

- Performance tools (recommended)
 - Collect a lot data with varying granularity, cost and accuracy
 - Connect back to the source code (use -g compiler flag)
 - Analyze/visualize collected data using the tool
 - The learning curve is steep, but you can climb it gradually
- Tools generally work in one of two ways

Sampling

- Records system state at periodic intervals
- Useful to get an overview
- Low and uniform overhead
- Ex. Profiling

Instrumentation

- Records all events
- Provide detailed per event information
- High overhead for request events
- Ex. Tracing



Performance Tools Overview

- Basic OS tools
 - /bin/time
 - perf, gprof, igprof (from HEP)
 - valgrind, callgrind
- Hardware counters
 - PAPI API & tool set
- Community open source
 - HPCToolkit (Rice Univ.)
 - TAU (Univ. of Oregon)
 - Open|SpeedShop (Krell)

- Commercial products
 - ARM MAP
- Vendor supplied (free)
 - Intel Advisor
 - Intel VTune
 - Intel Trace Analyzer
 - CrayPat
 - NVIDIA nsight, pgprof

No tool can do everything. Choose the right tool for the right task.



What Can I Learn From Performance Tools?

- Where am I spending my time?
 - Find the hotspots
- Is my code memory bound or compute bound?
 - Memory bound code has lots of events like these (tracked by hardware counters):
 - L1/L2/L3 cache misses
 - TLB misses
 - Compute bound code has lots of events like these:
 - Pipeline stalls not due to memory events
 - Type conversions
 - Time spent in unvectorized loops
- Is my I/O inefficient?



Typical Performance Pitfalls on a Single Node

- Scattered memory accesses that constantly bring in new cache lines
 - Storing data as an array of structs (AoS) instead of a struct of arrays (SoA)
 - Looping through arrays with a large stride

More cache lines ⇒ data must be fetched from more distant caches, or from RAM

	Registers	L1	L2	LLC	DRAM
Speed (cycle)	1	~4	~10	~30	~200
Size	< KB	~32KB	~256KB	~35MB	10-100GB

• Mismatched types in assignments


float x=3.14; //bad: 3.14 is a double
float s=sin(x); //bad: sin() is a double
precision function
long v=roundf(x); //bad: round() takes
and returns double

float x=3.14f; //good: 3.14f is a float
float s=sinf(x); //good: sin() is a single
precision function
long v=lroundf(x); //good: lroundf() takes
float and returns long



Typical Performance Pitfalls: Multithreading

- Load imbalance
- False sharing: when CPUs alter different variables in the same cache line \downarrow
 - Data aren't really shared, but caches must stay coherent
 - Data always travel together in "cache lines" of 64 bytes
- Insufficient parallelism
- Synchronization
 - Use private thread storage to avoid synchronization
- Non-optimal memory placement
 - Memory is actually allocated on first touch
 - Thread that touches first has fastest access



https://software.intel.com/en-us/articles/avoiding-andidentifying-false-sharing-among-threads



Linux Tool: *perf*

- Perf is a performance analyzing tool in Linux
 - *perf record*: measure and save sampling data for a single program
 - -g: enable call-graph (callers/callee information)
 - *perf report*: analyze the file generated by perf record, can be flat profile or graph
 - -g: enable call-graph (callers/callee information)
 - *perf stat*: measure total event count for a single program
 - -*e event-name-1,event-name-2*: choose from event names provided by *perf list*
 - *perf list*: list available hardware and software events for measurement
- When compiling the code, use the following flags for easier interpretation
 - g: generate debug symbols needed to annotate source
 - *fno-omit-frame-pointer*: provide stack chain/backtrace



Example: Finding Hot Spots with perf

- Compile the code: *g++ -g -fno-omit-frame-pointer -O3 -DNAIVE matmul_2D.cpp -o mm_naive.out*
- Collect profiling data: *perf record -g ./mm_naive.out 500*
- Open the result: *perf report -g*

Complect	7K of event	<pre>'cycles:uppp',</pre>	Event count (approx.): 5629336320
Childre		Command	Shared Object	
+ 99.95		mm_naive.out	libc-2.17.so	
+ 99.95		mm_naive.out	mm_naive.out	
- 99.69		mm_naive.out	mm_naive.out	[.] compute_naive
li	ibc_start_mai	.n	_	
mair	า			Press "A
comp	oute_naive			11C33 A
0.09	0.09%	mm_naive.out	mm_naive.out	[.] init_matrix_2D
0.06	5% 0.06%	mm_naive.out	libc-2.17.so	[.]random
0.06	5% 0.0 6%	_	libc-2.17.so	<pre>[.]memset_sse2</pre>
0.03	3% 0.03%	mm_naive.out	[unknown]	<pre>[.] 0xffffffff8196c4e7</pre>
0.03	3% 0.00%	mm_naive.out	[unknown]	[.] 000000000000000
0.02	2% 0.02%	mm_naive.out	libc-2.17.so	[.]random_r
0.01	L% 0.01%	mm_naive.out	mm_naive.out	[.] rand@plt
0.01	L% 0.01%	mm_naive.out	ld-2.17.so	<pre>[.] do_lookup_x</pre>
0.01	L% 0.01%		libc-2.17.so	[.] _int_malloc
0.01	L% 0.01%	mm_naive.out	libc-2.17.so	<pre>[.] intel_check_word</pre>
0.00	0.00%	mm_naive.out	ld-2.17.so	<pre>[.] check_match.9523</pre>
0.00	0.00%	mm_naive.out	[unknown]	[.] 0x0000000000c2698
0.00	0.00%	mm_naive.out	ld-2.17.so	<pre>[.] _dl_sysdep_start</pre>
0.00		mm_naive.out	ld-2.17.so	[.] dl_main
0.00	0.00%	mm_naive.out	ld-2.17.so	<pre>[.] _dl_load_cache_lookup</pre>
0.00	0.00%	mm_naive.out	ld-2.17.so	[.] _etext
0.00	0.00%		ld-2.17.so	[.] _dl_map_object
0.00	0.00%	mm_naive.out	ld-2.17.so	<pre>[.]libc_memalign@plt</pre>
0.00	0.00%	mm_naive.out	ld-2.17.so	<pre>[.] _dl_start_user</pre>



Example: Counting Cache Misses with *perf stat*

List of pre-defined events (to be used in -e):

- branch-instructions OR branches branch-misses bus-cycles cache-misses cache-references cpu-cvcles OR cvcles instructions ref-cycles
- alignment-faults bpf-output context-switches OR cs cpu-clock cpu-migrations OR migrations dummv emulation-faults maior-faults minor-faults page-faults OR faults task-clock
- L1-dcache-load-misses L1-dcache-loads L1-dcache-stores L1-icache-load-misses LLC-load-misses LLC-loads LLC-store-misses LLC-stores branch-load-misses branch-loads dTLB-load-misses dTLB-loads dTLB-store-misses dTLB-stores iTLB-load-misses iTLB-loads node-load-misses node-loads node-store-misses node-stores

[Hardware event] [Hardware event]

[Software event] [Software event] [Software event] [Software event] [Software event] [Software event] [Software event] [Software event] [Software event] [Software event] [Software event]

[Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event] [Hardware cache event]

- The *perf list* command lists all available CPU counters
 - Check *man perf event open* to see what each event measures
- The *perf stat* command instruments and summarizes selected CPU counters

perf stat -e cpu-cycles, instructions, L1-dcacheloads,L1-dcache-load-misses ./mm naive.out 500

Performance counter stats for './mm naive.out 500':

5,564,503,540 cpu-cycles 10,063,662,841 instructions 3,767,490,743 L1-dcache-loads 1,475,374,174 L1-dcache-load-misses

- 1.81 insn per cycle
- 39.16% of all L1-dcache hits

1.691104619 seconds time elapsed

Make changes, see if L1 load misses improve, e.g.



Intel Advisor


Two very useful analyses in Intel Advisor will be highlighted:

- Vectorization advisor
 - Provide vectorization information from vectorization report
 - Identify the hotspots where your efforts pay off the most
 - Provide call graph information
 - Identify the performance and vectorization issues
 - Check memory access pattern, dependencies, more
- Roofline
 - How much performance is being left on the table
 - Where are the bottlenecks
 - Which can be improved
 - Which are worth improving



Workflow of Vectorization Advisor

- **Survey**: find the vectorization information for loops and provide suggestions for improvement
- **Trip Counts**: generate a **Roofline** Chart
- Memory Access Patterns (MAP): see how you access the data
- **Dependencies**: determine if it is safe to force vectorization






Advisor Advises You About Performance Issues

Elapsed time: 4.12s O Vectorized O Not Vectorized	් Fil	LTER: All Modules	All Source	es 🔻 Loops	And Functions 🔻	All Threads 🔻		¢ c	ustomize	View OF	F Q
📱 Summary 🤌 Survey & Roofline 📲 Refinement Reports										EL AUVI	SUK ZUIY
공 🕂 🖃 Function Call Sites and Loops	6	Performance	CRU Time	>	Туре	Why No Vectorization?	Vectorize	ed Loops		>	Instruction
Function Call Sites and Loops	L.	Issues	Self Time 🗸	Total Time	туре	why no vectorization?	Vecto	Efficiency	Gain	VL (V	Traits
Solution <td></td> <td>V 2 Possible ine</td> <td>. 4.090s 📩</td> <td>4.090s</td> <td>Vectorized (Body)</td> <td></td> <td>AVX512</td> <td><mark>~53%</mark></td> <td>8.47x</td> <td>16</td> <td>Appr. Reci</td>		V 2 Possible ine	. 4.090s 📩	4.090s	Vectorized (Body)		AVX512	<mark>~53%</mark>	8.47x	16	Appr. Reci
MoveParticles			0.010s(4.100s	Inlined Function						2-Source P
			0.000s(4.100s	Function						
□ ^[5] [loop in main at nbody.cpp:55]		🔋 1 Data type con		4.100s	Scalar	inner loop was already					Appr. Recip
🛛 🕈 main			0.000s(4.100s	Function						2-Source P
☑ ⁽⁵⁾ [loop in main at nbody.cpp:204]		🔋 1 Data type con	. 0.000s(4.100s	Scalar	compile time constraint					Divisions; F
Source Top Down Code Analytics Assembly & Recomme	ndatio	ons 🖬 Why No Vecto	prization?					Possit	ole ineffic	ient mem	ory access
All Advisor-detectable issues: <u>C++</u> <u>Fedran</u>	•							Con patterr	ns presen		
Inefficient memory access patterns may result in significant	/ector	eode execution slowde	own or block a	utomatic vector	ization by the compile	r. Improve performance by inve	estigating.				recent
♀₌ Confirm inefficient memory access patterns									•	ersions pr st data type	
There is no confirmation inefficient memory access pat	erns a	re present. To fix: Rur	a Memory Ac	cess Patterns a	analysis.			000			
Data type conversions present											
There are multiple data types within loops. Utilize hardware y	ootoriz	ation support more eff	ectively by ave	oiding data type	conversion.						
♀_ Use the smallest data type				2 71							
The source loop contains data types of different widths	To fix	: Use the smallest dat	a type that giv	es the needed	precision to use the er	ntire vector register width.					
	-	are trademarks of Intel es and brands may be © Intel C	claimed as th								



Roofline Analysis: What Is It?






Towards Peak Flop/s: Arithmetic Intensity


- Arithmetic intensity or AI is the number of flops executed by a code divided by the bytes of memory that are required to perform the computations
 - AI is an intrinsic property of the code
- Even a simple stride-1 loop may not get the peak flop/s rate, if its AI is low
 - VPU becomes stalled waiting for loads and stores to complete
 - Delays become longer as the memory request goes further out in the hierarchy from L1 to L2 (to L3?) to RAM
 - Even if the right vectors are in L1 cache, there is limited bandwidth from L1 to registers!
- If the goal is to maximize flop/s, you'll want to try to improve AI
- Also want threads to work on independent, cache-size chunks of data
 - Watch out for false sharing, where 2 threads fight needlessly over a cache line



Effect of AI and Caches on GFLOP/s



Roofline Analysis Explained



Deslippe et al., "Guiding Optimization Using the Roofline Model," tutorial presentation at IXPUG2016, Argonne, IL, Sept. 21, 2016. <u>https://anl.app.box.com/v/IXPUG2016-presentation-29</u>



What Does Roofline Analysis Tell You?

- Roofline analysis is a way of telling whether a piece of code is *compute bound* or *memory bound*
 - The "roofline" is a performance ceiling related to *hardware characteristics*
- The *arithmetic intensity* or AI (flop/byte) of a code tells you what part of the roof the code is under
 - AI is a *software characteristic* telling you the extent to which the code is limited by its need to load and store data from/to memory
- The roofline sets the highest flop/s rate possible for a given piece of code
 - If some of your functions fall way below that rate, you may need to investigate why
 - It's possible to show that the AI needed for reaching *theoretical peak* flop/s (the highest flat roof) implies that 50% of operands are vector constants, i.e., they are loaded just once and never leave registers!



Intel VTune

- Covers all aspects of execution
 - Hotspots
 - Processor microarchitecture
 - Memory accesses
 - Threading
 - I/O
- Flexible
 - GUI in Linux, Windows and macOS
 - Drills down to source code, assembly
 - Easy setup, no special compiling
- Shared memory only
 - Serial or OpenMP
 - MPI, but only within a single node

```
INTEL VTUNE AMPLIFIER 2019
      HPC Performance Characterization HPC Performance Characterization 🝷 🕐
Analysis Configuration Collection Log Summary Bottom-up
 ✓ Elapsed Time<sup>②</sup>: 3.383s
                         SP GFLOPS . 0.000
                         DP GFLOPS 2.873
                         x87 GFLOPS 2: 0.000
             Effective CPU Utilization <sup>(2)</sup>: 7.3%
                         Average Effective CPU Utilization 2: 2.332 out of 32
               Serial Time (outside parallel regions)<sup>(2)</sup>: 0.062s (1.8%)
               Estimated Ideal Time <sup>(1)</sup>: 1.898s (56.1%)
                                    OpenMP Potential Gain <sup>(2)</sup>: 1.423s (42.1%) ▶
                         Solution of the second seco
                                    This section lists OpenMP regions with the highest potential for performance improvement. The Potential Gain metric shows the elapsed time that could be saved if the region was optimized to have
                                    no load imbalance assuming no runtime overhead.
                                    OpenMP Region
                                                                                                                                                                                          OpenMP Potential Gain<sup>®</sup> (%)<sup>®</sup>
                                                                                                                                                                                                                                                                                                     OpenMP Region Time
                                                                                                                                                                                                                                         1.423s 42.1%
                                                                                                                                                                                                                                                                                                                                                        3.321s
                                    compute triangular$omp$parallel:4@unknown:46:53
```

*N/A is applied to non-summable metrics.

S Effective CPU Utilization Histogram

```
    ✓ Memory Bound <sup>(2)</sup>: 33.7% <sup>↑</sup> of Pipeline Slots
Cache Bound <sup>(2)</sup>: 16.2% of Clockticks
    (5) DRAM Bound <sup>(2)</sup>: 0.6% of Clockticks
NUMA: % of Remote Accesses <sup>(2)</sup>: 0.0%
    (5) Bandwidth Utilization Histogram
```

⊘ Vectorization[®]: 0.0% ▼ of Packed FP Operations

Instruction Mix:		
SP FLOPs ⁽²⁾ :	0.0%	of uOps
OP FLOPs [™] :	22.9%	of uOps
③ Packed ^③ :	0.0%	from DP FP
Scalar [®] :	100.0% 🎙	from DP FP
x87 FLOPs ^② :	0.0%	of uOps
Non-FP [®] :	77.1%	of uOps
FP Arith/Mem Rd Instr. Ratio ⁽²⁾ :	0.545	
FP Arith/Mem Wr Instr. Ratio ^② :	1.741	

 \odot Top Loops/Functions with FPU Usage by CPU Time


This section provides information for the most time consuming loops/functions with floating point operations.

Function	CPU Time 💿	% of FP Ops $^{\odot}$	FP Ops: Packed 💿	FP Ops: Scalar ^②	Vector Instruction Set ③	Loop Type 💿
[Loop at line 49 in compute_triangular\$omp\$parallel_for@46]	7.397s	26.8%	0.0%	100.0% 🎙		Body
ANVA 1						

*N/A is applied to non-summable metrics



Hotspots Analysis





Thread Timelines Showing "Spin and Overhead"

Idde Poor O.X Idda O Instance or Settal Spinning K Contention Other Ceasion Scheduling Peduction Atomics Other Atomics Atomi	Function / Call Stack Spin Tume Image: Control on the lister of the li	rouping: Function / Call Stack											• 🛠 🔎 ••
Function / Call Stack Effective Ture by Utilization Introduce or Senial Spinning k Carterdion Othe Ceation Scheduling Reduction Introduce compute_triangularSompSparalle1 fo INTERNAL_25	Function / Call Stack Interlieve Time by Ultization Interlieve Compute_triangularSompSparallel to 7.247s 0s					CPU Time 🔻							
Inter Prof O. International or Sensial Sprinting K. Crientino Other Creation Scheduling Reduction Atomics Other compute (riangularSongsparalle), to 7.275 0.0	Unit Poor O.k. Ministance or Serial Spinning Dick Contention Other Creation Scheduling Reduction Admits Other compute_triangularSomSpanale_fo 7.27 0.065 0.05 0.5	Function / Call Stack	E		Spin Ti		Ove	rhead Time	I	60	Instructions F		
INTERNAL 25 usc kmp bs 0s 0s <th>INTERNAL 25 sic kmp b 0<th></th><th>Idle Poor Ok Ideal Over Imba</th><th>Imbalance or Serial Spinning</th><th>sk Contention</th><th>Other</th><th>Creation</th><th>Scheduling</th><th>Reduction</th><th>Atomics</th><th>Other</th><th></th></th>	INTERNAL 25 sic kmp b 0 <th></th> <th>Idle Poor Ok Ideal Over Imba</th> <th>Imbalance or Serial Spinning</th> <th>sk Contention</th> <th>Other</th> <th>Creation</th> <th>Scheduling</th> <th>Reduction</th> <th>Atomics</th> <th>Other</th> <th></th>		Idle Poor Ok Ideal Over Imba	Imbalance or Serial Spinning	sk Contention	Other	Creation	Scheduling	Reduction	Atomics	Other		
func@oxfifffi81775cb9 0.0855 0.0855 0.06 0.0 0.0 0.000	Durce@or.fiftm131775b3 Odes 1 Os	compute_triangular\$omp\$parallel_fo	7.247s		0s	0s	0s	0s	0s	0s	0s	0s	30,069,0
func@0.ffffff817570 0.660 s 0.660 s 0.65	nume@ontffffered 0.000s 0.	_INTERNAL_25src_kmp_ba	0s		4.305s	0s	0s	0s	0s	0s	0s	0s	4,862,0
kmp_flag_native-unsigned long long 0 0.020s	mm_flag_native-unsigned long long 0 0.045s 0.s 0.s <td></td> <td></td> <td>1</td> <td></td> <td></td> <td>0s</td> <td>0s</td> <td></td> <td></td> <td></td> <td>0s</td> <td></td>			1			0s	0s				0s	
tune@oxffffff81012760 0.020s <	Nunc@odffffff1012760 0.020s 0.020s 0.03 0.05	-		1									39,0
tunc@0xffffff810e1e00 0.0205 <	func@odffffff810e1e00 0.020s <												
[jmi_si] 0.020 0.015	ipmi_sij 0.020s 0.030s 0.030s <td>_</td> <td></td>	_											
func@oxfffffff11024e0 0.015s <	Unc@Oxfiffff811024e0 0.015s 0.015s <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>52,0</td></t<>												52,0
func@0xffffff810db6a0 0.010s <	func@0xfffff810db6a0 0.010s 0.005												
func@oxfffffff137d800 0.010s 0.005s 0.010s 0.005s 0.010s 0.010s 0.010s 0.010s 0.010s 0.010s 0.005s 0.005s 0.005s 0.005s 0.005s 0.005s 0.005s 0.005s 0.010s <	func@oxffffff8137d80 0.010 s 0.00 s 0.010 s 0.010 s 0.00 s	_											
tunc@0xfffffff810e0210 0.010s	func@0xffffff810e0210 0.010s <	_											13,0
tunc@0xfffffff1768650 0.010s 0.005s 0.010s 0.005s 0.010s 0.005s 0.010s 0.005s 0.005s 0.010s 0.005s 0.010s 0.005s 0.010s <	func@0xfffffff81768650 0.010s												
• func@oxfffffff1034820 0.010s 0.005s 0.010s	func@0xfffffff8104820 0.010s 0.005s 0.010s 0.005s 0.010s 0.005s 0.010s 0.005s 0.010s 0.005s 0.010s <												
• func@0xffffff810de8c0 0.010s 0.010s 0.010s 0.010s 0.010s 0.010s 0.00s	func@oxfffffff10de8c0 0.0105 <												
• func@oxfffffff176898f 0.010s 0.010s 0.010s 0.010s 0.010s 0.005s	func@0xfffffff176898f 0.010s 0.005s <	-											
sched_yield 0s	Sched_yield 0s												52,0
• func@oxffffffff1766640 0.005s	func@oxfffffff1766b40 0.0055 <												
• func@oxfffffff176c5b3 0.005s	func@0xfffffff8176c5b3 0.0055												10.0
• func@0xfffffff176b740 0.005s	func@0xffffff178b740 0.005s 0.005s 0s												13,0
• func@0xffffffffffffffffffffffffffffffffffff	func@0xffffff176c1e 0.0055 0.0055 0.005 0.0	_											
• func@0xfffffff105c36d 0.005s	func@0xffffff10105c36d 0.0055 0.0055 0.005	-											
• func@0xfffffff10aa2e0 0.005s	func@0xfffffff810aa2e0 0.005s 0.005s 0s 0s <td></td>												
b func@0xffffff811f7360 0.005s 0s	func@0xffffff1117360 0.0055 0s 0.5 0s												
O: + - 05 0.5s 1s 1.5s 2s 2.5s 3s OMP Master Thread #0 (TID: 137225) Image: Constraint of the state of t													
OMP Master Thread #0 (TID: 137225) ✓ ✓ Running OMP Worker Thread #1 (TID: 137273) ✓ ✓ Composition ✓ OMP Worker Thread #2 (TID: 137274) ✓ ✓ ✓ Composition ✓ OMP Worker Thread #3 (TID: 137275) ✓ ✓ ✓ ✓ ✓ ✓ ✓ OMP Worker Thread #3 (TID: 137275) ✓	OMP Master Thread #0 (TID: 137225) Image: CPU Time OMP Worker Thread #1 (TID: 137273) Image: CPU Time OMP Worker Thread #3 (TID: 137275) Image: CPU Time OMP Worker Thread #3 (TID: 137275) Image: CPU Time Image: CPU Time Image: CPU Time	Tunce oximino1117000	0.0003				0.5	05	03	03	03	05	
OMP Worker Thread #1 (TID: 137273) Image: CPU Time OMP Worker Thread #2 (TID: 137274) Image: CPU Time OMP Worker Thread #3 (TID: 137275) Image: CPU Time OMP Worker Thread #3 (TID: 137275) Image: CPU Time	OMP Worker Thread #3 (TID: 137275) Image: CPU Time Image: CPU Time OMP Worker Thread #3 (TID: 137275) Image: CPU Time Image: CPU Time	,D: + = ⊮	≝r Os	0.5s	1s 1.5s	2s		2.5s		3s	✓ Th	read	Ŧ
OMP Worker Thread #2 (TID: 137274) Image: Control of the control	OMP Worker Ihread #1 (110: 137273) Image: Spin and Overhead Time OMP Worker Thread #2 (TID: 137274) Image: Spin and Overhead Time OMP Worker Thread #3 (TID: 137275) Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: OMP Worker Thread #3 (TID: 137275) Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead Time Image: Spin and Overhead T	OMP Master Thread #0 (TID: 137225)											
OMP Worker Thread #2 (TID: 137274) Image: Constraint of the co	OMP Worker Thread #2 (TID: 137274) Image: Clocktick Sample OMP Worker Thread #3 (TID: 137275) Image: Clocktick Sample Image: Clocktick Sample Image: Clockt	OMP Worker Thread #1 (TID: 137273))									_	
OMP Worker Thread #3 (TID: 137275)	OMP Worker Thread #3 (TID: 137275) CPU Time CPU Time CPU Time	OMP Worker Thread #2 (TID: 137274))										
		OMP Worker Thread #3 (TID: 137275)											oumpie
A the CDU Time		offin Worker Hileda #0 (Hib: 10/2/0)	,										_



CPU Utilization by Threads

